# This Page Is Inserted by IFW Operations and is not a part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(119) 日本世界共界 (179)

灬公開特許公報 (4)

(1) 10 月月 五海 公 州 名 月

特開平8-125066 (())公成日 年成七年 (1996) SA17B

BD for CL.

巨別記号 作用复杂音号

FI

在的表示数据

HOIL 23/12

11/:1

A 6921-4E

HOIL 23/12

事業是求 未禁止 非法保の数4 FD (全7页)

(21) 出卫6号

MM#6-284536

(12)比重日

平成6年(1994)10月26日

(71)比据人 000002897

大多字的制作或金丝

复数数据证明的证明的一个 日 1 日 1 日

(77)克男年 八木 岩

黑黑亚新度区市省企业的一丁目 1 多 1 号

大日本印刷员式会社内

(72) 兒明書 西田 江西

更不包括在但市分丘义可一丁8141号

大日本印刷的以来以內


(74)代智人 穿着士 小笠 炒美


(34) 【兄弟の名称】推辞好止型率基本以産とそれに用いられるリードフレーム。及び指揮対止型率基本共産の製造方法

#### (\$7) (复約)

(目的) 芝なる智慧対止原本等は象徴の不無限化。本 収益化が求められている中、 半温な象量パッケージサイ ズにおけるテップの占有をモ上げ、半端件を載の小変化 に対応させ、共時に収点のTSOP耳の小型パッケージ に無視であった支なる多ピン化を実表した数数別止選挙 器体密度电视展子中。

【収成】・中部体景子の地子側の部に、中等体表子の地 子と電気的に可能するための内部展子部と、中枢体表子 の理学例の個へ配交して力がへと向く力が容易への性質 のための外部権予盟と、奈尼内部総子部と外部総子部と モ運形する技術リード部とモー体とした江東のリード部 とも、絶縁性寒秋度を介して、痰をして及りており、点 つ。動物高低中への実施のための平田からなる外部電視 そ前記技量のもリードの力量電子長に連貫させ、少なく ともの記念を思からなう方式な区の一部に収容さより外部 に異出させて及けている。





【以下はスのと無】

。 (は水味1) 生まにまそのなぞのの正に 中毒にま子 の女子とな気的にはおするための内をコテ針と、するほ 菓子の菓子町の正へ正文してた思へと向くた気包持への **提放のための外部電子部と、収記内部電子製と力量電子** 越とも連絡する状況リード広とも一体としたリード型も 在私母、絶縁な学校度を介して、始初してなけており、 - 且つ、回見甚ば等への天気のためのキ田からなる方思な 種を向花は食のをリードの力製は子郎に連なさせ、少な 我に毎世させてほけていることを共元とても世界月止急

【註求理2】 ・ は本項1において、 半端弁束子の草子は 半温はま子の双子匠の一九の辺の耳中心を昇上にそって 配属されており、リードがは九立の双子を基むように対 用し刃だ一対の辺にないなけられていることも無度とす 5世界到止型半进位负责。

【は水水3】 ・中枢は菓子の菓子と電気的にお易するた めの内部双子部と、カ部位別と存在するための方式双子 節と、 叙述内 意識子郎との意識子郎とも遺母する作品リー10 一ド郎とを一体とし、35月以子郎を、7月式リード記を **介して、リードフレーム部から研究する一方向的に交出** ませ、対向し先は怒周士で選は長も介しては及すら一方 り内部電子区を双葉なけており、立つ、各の世紀子屋の 今朝で、 迂飛リード部と並ねし、 一年として全年を日降 『る外に握を立けていることを当むとするリードフレー

【魏宋栋4】 "年进休太子的双子的的都位,年进休息子 1 菓子と写気的に最終するための内区は子群と、平は体 子の班子側の面へ崔安してか都へと向く外配巴舞への 38 現のための外世域下部と、RR内部は千葉と外部電子 とも選応するは武リード部とも一体とした双葉のリー 鮮とモ、心は信息はなそのして、ほぞして及りてお . 且つ、但然基柢年への実衣のための半田からならか 電磁を収記性数の5.リードの力量基子部に連絡をせ、 なくともの記年田からなるの名を征の一名は御草部と 外部に裏出させて及けている複数対止型半端弁を置め を万葉であって、少なくとも、(A)エッテングDII で、単葉体菓子の菓子と写真的にご典するための内容 予解と、外部回答と技能するための外部能子部と、取 は チから多ピン化に対しても維おが見えてきた。 1 蘇爾子部と外部は子郭とも正常する世界リード的と 一体とし、双外配筒子包も、び反り一ド配も力して、 - ドフレーム面から展交すら一方原紙に兵出させ、ガ - 先級部院士で選絡部モカして日放する一対の内配品 5.毛花盘左打下的力。且つ。各方套是千亿的方象で、 !リード部と連絡し、一年として2年も年月でもカカ 及けているリードフレームを作むする工せ、(B) (リードフレームの外製塩子配例でない缶(食品)に :好を設け、打ち以を会製により、方向する内質電子

けられた足足以とそれらばで、リートフレームのじらば かれた意見が主要は3字の第三数にくさようにして、40 経度単れを介して、リートフレーム文章をこれはまそへ なじてろ工せ。 (C) リードフレームの方の果も含む不 星の取分を行ちはそを安によりの以降五十分工程。 (D) 丰富体を子の電子配と、切断されて、も近は多子

へ厚料された内閣は子説の元は武ともワイナボンディン グしたほに、形理により九匹男子制匠のみも九匹に自出 ラヴェタはそ月止する工品。 (E) 取扱が非にな出した -くとも内記年田からなるの訳を見の一思に年度似より外。10 月間世子製匠に年田からなるの都は後も作製する工物。 とも含むことも中国とする原理が比較するロス体のなる 万亿.

(発明の肝経な反射)

100011

【武震上的阿原分對】 玄民明过, 华道几至于七万七十名 御算針止型の単点は名位(プラステックパッケージ)に 越し、共に、実は正成もの上をで、よつ、多ピン化に方 応できる半週年半書とその似止方法に成てる。 100021

【反乗の技術】近年、平謀は民国は、 不無技化、小型化 住場の進歩と電子推計の条件軟化と見得更小化の傾向 (時間) から、LSIのASICに代表でれるように、 ま丁宝丁高島は化、高麗姓化になってきている。これに はい。リードフレームモ無いた灯止気の平温はまなブラ ステックパッケージにおいても、その庶尺のトレンド M. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく ヒトませ)のような意思実は型のパッケージモ 異で、TSOP (Tin Small Outline Package) の以及による卍型化モ王雄としたパ ッケージの小型化へ、 とうにはパッケージ内容のよ太元 化によるチップな的効果由上を目的としたLOC (Le ■d On Chip)の鉄造へと建成してきた。しか し、智能対比型単級体制度パッケージには、本集技化。 本書具化ととしに、女に一度の多ピン化、神気化、小型 化が求めらており、上記を食のパッケージにおいてもチ ップの無部分のリードの引き回しかあるため、パッナー ジの小型化に離界が見えてきた。また、TSOP毎の小 型パッケージにおいては、リードの引き回し、ピンピッ 100003

【発明が解放しようとする異数】上記のように、 叉なる 推荐針止型半点の基金の基金はた。戸後就化が立められ ており、 駅間対止型半端 体営量パッケージの一層の多ど ン化、鼻蓋化、小数化が求められている。本発明は、こ のような状況のもと、幸福食息量パッケージサイズにお けるテップの占有本モ上げ、申请は基底の小型化に対応 させ、国際基本への文皇無理も正式できる。おち、国界 士を推攻する運転型とは正規型に対応する収益に立っけ、中部を整理を投票しようとするものである。また、序件 基底への実施を広も向上させることができる程度料止型

に立思の下30P6の小型パッケージに困覚であった更 なうまピン化も共興しようとてならのである。 [0004]

【は冠を展表するための手段】本見気のを取封止要する 4.昼間に、早高は京子の位子側の節に、半高は京子の瀬 子とな糸的に起路するための内側属子部と、半過位単子 の以子的の面へ正欠して力算へと向く力却を持への推定 のための外別战千世と、京北内型電子部と外別電子以と モ運はする技成リード似とモー体とした甘草のリード駅 つ。但製品は有への実立のためのキ田からなる方式を感 その記さなのもリードの力量は子書に選及させ、少なく と もれ記年 田からなるの名を名の一部は保政をよりの部 に高出させて立けていることを共和とするものである。 尚。上紀において、内容電子舞と外部電子盤とモータと したな数のリード部の配列を中枢は急子の電子側面上に 二次元的に配列し、力料党を打モキロボールにてを成す SCEELDBOA (Ball Cric Arts y) タイプの形な対比型半端は基準とすることもでき

【0005】そして、上記において、半年はま子の電子 は幸福体ま子の総子節の一共の辺の耳中心を終上にそっ て配益 されており、リード製は富良の粒子を決むように 対所しれ紀一対の辺に沿い位けられていることも共産と するものである。また、本党朝のリードフレームは、訳 摩封止 哲学場件基金用のリードフレームであって、字母 体菓子の菓子と電気的に基準するための内包菓子群と、 外部団背と住民するための外部電子家と、 彩記内包成子 部と外部は子部とそ近は下ろは取り一ド都とモー体と レーム面から観交丁な一方向側に交出させ、対向し気道 解席士で連邦部を介して世紀する一月の内部総子部を及 款款けており、 点つ、 もかが総子部の方例で、 は取り一 ド部と連絡し、一体として全体を保持する方の部を設け ていることを共産とするものである。戌、上足リードフ レームにおいて、内部電子部と力を電子部とそれを基础 する協康リード部とモー体とした最为モ世世リードフレ 一ム家に二次元的に配列するしておぼすることによりも GA (Ball Grid Array) 9470EB 対止数年端存在産用のリードフレームとすることもでき (8 8.

【〇〇〇6】 本尺帆の飲料計止資申署年収益の配油方柱 は、辛富作菓子の菓子割の裏に、ヲ基件菓子の菓子と草 気的に起源するための内部電子部と、中国存金子の菓子 朝の暗へ延交して万多へと向く万多音なへのは尽のため の外部位子祭と、以記内部は子祭と外部は子祭とモ選棒 する後戌リード何とモールとした元息のリードがとモ、 絶珠故母料度を介して、世なしておけており、五つ、他 **海高度等への支生のための4日からなられませまも収え** 複数のおり一ドのかはは千葉にみロシャールのノンテルール

兄を色からなどの意味色の一番に変換せるできませる。 させて低けている他の内は女子連の女妻の好法の法です うて、少なくとも、(A)エッチング加工にて、 = a) u ま子の本子と含まりに以降でるための内が起子 ほとこち 第四篇と見及するための九都在子郎と、 和紀内 武武子 単 とか訂位子配とを選びてる方だりード配とを一体とし、 はお針以子郎を、日政リードNE介して、 リードフレー ム配から正文する一方向的に兵士させ、 万向し元 京秋島 まてきせぎそかしては尽てる一月の内だ双子 打をおる ご とを、蛇紋は草材度を介して、世界して立けており、且 10 けており、且つ、もたま葉子似の方式で、ほぼり一下町 と産品し、一年として全年を成功する力や死を立けてい ろりードフレームモ作品でる工量。(8) 貯足リードフ レームの力を基子を刺でない面(灰面)に 地名 月を 北 け、打ち兵を会型により、対向する内部電子民間士を放 数する連段部と以連以前に対応する位便に設けられた地 中午に七月ちはま、リードフレームの月ちはかれた部分 が年ははま子の竜子をにくろようにして、収記作を収を 介して、リードフレーム2年モキ選はエテベル数するエ 煌。(C)リードフレームの丸だ草を含む不要の餌分を 18 打ち位を全型により切断終去する工程。 (D) 半端体療 子の電子質と、切断されて、半温は菓子へな気をれた内 延載子型の元章部とモワイヤボンデイングした後に、 網 雄によりガヌは子郎匠のみそガ祭に向比させて全体を封 止する工程。(E) お記がおに貫出した外部位子部部に 辛田からなうが居職者をかねする工程、 とそさ ひことそ 特定と下ろものである。

[0007]

【作用】本兄時の程章封止を年度は都には、上記のよう な状成にすることにより、半層な名はパッケージサイズ し、盆お昼境子男も、は戻り一ド郎も介して、リードフ 30 におけるチップの占す事を上げ、中華在を産の小型化に 対応できるものとしている。 かち、半年年女性の国外基 近への実装を住を征載し、印第基督への実験を皮の向上 を可能としている。なしくは、内部電子器、外部電子部 とモー体とした攻撃のリード値を非異体無子間に始級技 ちゃるマガレで都定し、収配力器電子部に平田からなる ガ部電弧部を連絡させていることより、 名屋の小型化モ 量成している。そして、上記の思からなる外部電視器 を、卓都体展子面に耳平片なるで二次元的に配表するこ とにより、中国世界里の多ピン化を可能としている。 エ 母からなる外部を延載モキ田ボールとし、二次元的には **外部電響器を配押した場合にはBCAタイプとなり、中** 維伸展型の多ピン化にも対応できる。また、上記におい -で、甲基体ま子の菓子が申请はま子の菓子部の一爿の辺 の時中心部員上にそって記載され、リード部は確認の報 子を果ひように対向しれ足一対の辺に思い吐けられてお り、双単な装造とし、景景性に落した装造としている。 本党明のリードフレームは、上記のような後戌に するこ とにより、上記状な対止型単単な象性の製造も可能と下 るものであるが、過まのリードフレームと民席のエッチ

とがてもら、二月時の世間下止気を合ける正のなる方法 は、上元リードブレームも思いて、リートブレームの力 ガステ起剤でない面(お花)に絶みれる広げ、打ちはも 金型により、万向する内部は子が向土も移民する選及器 とは連絡的に対応する位置に立けられた地域はそれち はき、リードフレームの月ちはかれた部分が半温は夏子 の漢字感にくるようにして、真記度をはそ介して、リー ドフレーム全はモギ軍は五子へ信頼し、リードフレーム の外や紅モ含む不多の足分を打ちはきま気により切断れ うも多なキののスポ上になどした。 で見れの、まみはま 星の小型化が可載な、且つ、多ピン化が可能な無駄目止 型半温に基屋の作品を可取としている。

100001 【実施例】 本見朝の謝理封止型半導体製度の実施例を以 下、回にそって京朝する。日1(4)は工業を外域なれ 止型半等は次素の紙を数は区であり、B2(b)は質量 の森状感である。図1中、100に無限打止変半速体法 屋。1011年至位置子。102127-F点、102A リード部、101Aに双子郎 (パッド部) 、103ほフ イナ、104は絶縁度常材、105は密度器、106は 半田(ベースト)からなるガロミ氏である。本実質判据 育封止型半端体盤復は、 彼此丁もリードフレームモ用い たもので、内部竣子部102人、外部以子部1028モ 一体としたし牛型のリード部(0.2 も多数年30年32年21 0.1 上に地球性程材10<モ介して存成し、直つ、方面 粒子貼1028先に下田からなるの年を任を収録む10 5 より丸型へ共出させて益けた。パッケージを住が料率 選体書展の面積に特象する形質対比製キ基件基品であ り。回路必近へ防蚊される点には、半田(ベースト)を **俗称。国化して、カジネ子第1028かの家庭界と電気** 的比较级之九名。本文范内家以到北发中央在基础社会。因 1 (b) に示すように、中国作業子101の電子盤 (// ッド部)101人は年曜年黒子の中心はしはそろれ向し て2回づつ。中心無しに似って記念されており、リード 質102も、内部電子部102人が前記電子部(パッド 益) になった位置に単層体象子(0)の面の方例に中心 すを読み対内するように収載されている。 ガジボデジン 0.2.8は内部電子包1.0.2.人から技术リード部1.0.2.C は、ドフレームを採3.0.0の概念に訴究性のレジスト3.0.1 を介して取れて位位し、ほぼ年本は太子の前をまてに登 - た位置で半点体を子面に位欠する方向に、豚属リード 102Cがし子に色がり、外部は子思1028はその先 ■に収回し、年底年息子の匠に平方な匠万円で一次元的 :配列をしている。かち、中心はしも飲みで丸の方針来 <sup>1</sup>暦102日の配列を放けている。そして、8カビ以子 『に連絡させ、平田(ペースト)からならの立ち毛10 ・毛朝難撃105よりがおに点出させて忍けている。 1. 純純放産材 1 0 4 としては、 1 0 0 p m 年のポリイ

··· ·

と言いて来いたが、心には、シリコンズはボリイミ ドリ TA1715(住在ペークライトは気ませ)や料理化会 万年见HC52C0(巴州祭祀在民会社口型) 车前的理 げられる。上尺丈だれては、 平田ペーストからなる丸鼠 文任であるが、この気分は半色ボールに代えても良い。 **高、本天見の複雑計业数率点作る数は、上足のように、** パッケージ配住がお平るは苦葉の症状に発音する。面は 的に小変化されたパッケージであるが、食み方向につい ても、私)、0mmが以下にすることができ、足型も向 生でもことにより、内部セテと方式は子モーはとしたU Mには爪できるものである。エヌ境界においては方がな 音楽も、キョウタテのなテ幕(パッド賞)に行いて対に 紀月したが、本語は京子の菓子の位在を二次元的に配在 し、大名様子郎と外部は子供との一体となった見みも及 章。 本語は菓子の菓子を制に二次元的に配用して存在す ることにより、年本はま子の、一層の多ピン化に十分対 ETES.

【0009】 次いで、ま見気のリードフレームの玄英病 を思げ、名にもとづいて以外する。 本共場外リードフレ 一上は、上記玄路会主選出名臣に 思いられたものであ に内部以子郎。1028にお訳成子章、102Cには統一20 ち、配2に実施門リードフレームの年前配を示すしの で、国2中、200はリードフレーム、201は六年章 子鄉。2021日外部電子部、2031日日数リード日、2 0.4は盆は多、2.0.5 はかたまである。リードフレーム は428金(Ni42%のFc8金)からなり、リード フレームの耳さは、内部原子裏のある元の形でり、 0.5 mm。介質粒子医のある厚角部でり、 2 mmである。内 部級子部の対向する元曜を同士を選続する運転部205 も声角(0、05mm芽)に形成されており、使逆する 本品件状態もか似する 森の打ちはき 金型にて打ち ほきし 長い製造となっている。 本実元件では外面電子側202 38 は九伏であるが、これに産業はされない。また、リード フレームタ材として 4 2合金モ用いたがこれに発定され ない。無果含までも良い。

[0010] 次に、上記実施のリードフレームの製造方 及を思を思いて広事に改秀する。 即4は本文英的リード フレームを包括した工程を示したものである。先ず、4 2音点 (N 1 4 2 Xのアヒ音点) からなる。形を0. 2 mmのリードフレーム意料300を印度し、低の歯部を 奴隷等を行い氏くの仲的者した(田文(a)) 故、り… モ無斯し、双雄した。(即 J (b))。

太いで、リードフレーム 東 は 3 0 0 の 無 圧から係 定の パ ターン延毛用いてレジストの所定の異分のみに異光を行 った後、製量必要し、レジストパナーン301人をお式 した。 (四3 (c))

典レジストとてしは主文の化を式会社会の平力を収せし ジスト(PMERレジスト)も世界した。 次いで、レジ ストパターン301人モ 料室製造製をして、57~C. ド系の熱可型性がを取出M122C(B立化成長医療)10 月300の展度からスプレイエッチングして、わわわば

の年前区が区でに示されるリートフレーニをはなした。 (23 (c)), 62 (b) 00; 620A1-A2E おける似面はてある。このは、レジストを水皿したは、 氏件処理を取したは、 原文の世所(内部以子針分を含む 運械) のみにまメッキ必住を行った。(D3(e)) **尚、上記リードフレームの自造工技においては、図 2** (b) に示すように、なたあとは皮膚も形成するため、 力配量で形成面板からのエッチング (北日) で多く行 い、反共産党からは少なのにエッテング (兵社) モ行っ た。また、モメッキに代え、オメッキやパラジウムメッ 10 具の年田が暮られれば良い。 チでも合い。上記のリードフレームの口込み及は、1ヶ の半端は久宝をお記するために必要なリードフレーム! グの製造方法であるが、値をは全世世の色から、リード フレーム事はモエッテングのまてるは、何2にボナリー ドフレームを雇業者を付けした状態で作品し、上記の工 姓を行う。この場合は、御2に京す外幹8205の一郎 に選びする仲群(都示していない) モリードフレームの が何に設けて低付けせせとする。

【0011】本に、上足のようにしては包されたリード フレームを果いた。本見明の常度対止型半温体系度の製 18 造方はの実施的を配にそっては以下る。 図4は、土実施 武服証針止型中級体禁室の製造工程を示すものである。 自3に示すようにしてかねされたリードフレーム400 の外部電子部402形成節(音節)と対向する裏部に、 ポリイミド系無理化型の絶縁なぜ材(ナーブ)401 (日立化式就式会社群、HM122C) E. 400° C. 6 Kg/m'で1. 0 分別圧率して貼りつけた(図 4(a))。この以外の平置如を回るに示す。この此行 5世を食型405A、4058にて(図4(b))、2 向する内部維子質の先輩属を選結する選ば試403と、 その部分の延산性を44(テープ)401とモガラ以い た。 (数4 (c))

大いて、ガロ门ちはとお上び丘を用之型406人。40 6 日モ用い、介わ食(0 4 そさび不甘の気分を切り起す (個4(d) )と共共に、延祉性を以404を介してお 終齢素子407上にリード番408の急圧単を行った。 (#4 (a))

角。この回4(d)に示す。ほだリードと登場してリー ドフレーム全体を文人でいるのだ5204を含む不量の 部分を切り触しは、窓口対止した比に行っても立い。こ (8 の場合には、送水の草屋リードフレームを用いたQFP パッケージョのようにダムパー (B糸していない) モゴ けると良い。リードおも10モキ県北京子も11へ反戦 した彼。クイヤーもしょにより、ヨピ年末子の双子(パ プド) 411Aとリード部410のMIRテイ10Aと を電気的に経典した。(84(1)) その後、所定の企力を用い、エポキシボの皆な415で リード書410の方を菓子祭4108のみも反比をせ て、全体を対止した。(田4(g)) ここでは、毎月の変型(日示していない)を思いた。1

乃之の岳(万郎之子S) もなしがなり止てまれば、<sub>も</sub>で しもを繋ばる甚としない。次いで、真色を力でいる力良 ロ子郎410日上にキ田ペーストモスクリーンの町によ り生布し、半田(ペースト)からなるの気発揮も16モ 作製し、本見頃の影響対入止型半点作品度を作製した。 (B4 (h))

母、半田からなる方都交換416の作者に、スクリーン 印料に発定されるものではなく、リフローまたはポッチ イング系でも、回算基度と主張は名まとの月底に必要な

#### 100121

(免明の記名) 本見明は、上足のように、更なら的ほ対 止型年基件収益の基集性化、高無統化が求められる状況 のもと、早選件数量パッケージサイズにおけるテップの 占有却モ上げ。 平端体量性の小型化に対応させ、 田井基 低への大な節なを症状できる。から、回算基底への大気 芒皮を向上させることができる温は盆屋の皮灰を可能と したものであり、広崎に収まのTSOP年の小型パッケ ージに個目であった更なら多ピン化を実験した製作対応 型半端体以底の提供を可能としたものである。

#### 【四面の原準な政策】

【節1】其知何の確認計入型半温体を度の取取が面面及 び巨単元以助

- 【碧2】 天英帆のリードフレームの平面曲
- 【図3】 実施料のリードフレームの製造工芸器
- 【節4】突然外の旅路対止发生媒体拡展の製造工製面
- 【図5】 大路帆のリードフレームに絶及後輩 材を貼りつ けた状態の平面体

#### 【符号の説明】


300


301


机器对下图本面体型器
. 华星作业子
電子器 (パッド部)
ソード部
* PE E E E
外部和干部
かまりード会
フィヤ
<b>格里拉里</b> H
. MAR
半田(ベースト) からなるがお
リードフレーム
<b>六郎用于部</b>
力量電子器
ひだソードロ
温 以 影
ភ ខ ន

リードフレームまれ


レジスト







[ 2 ]



### Japanese Patent Laid-Open Publication No. Heisei 8-125066

#### [TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

#### [CLAIMS]

15

20

\*\*\*\*

- A resin encapsulated semiconductor device
   comprising:
  - a semiconductor chip;
  - a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
    adhesive interposed between the semiconductor chip and the
    leads, each of the leads including integral portions, that
    is, an inner terminal portion adapted to be electrically
    connected to an associated one of terminals of the
    semiconductor chip, an outer terminal portion extending
    outwardly in a direction orthogonal to the terminal-end
    surface of the semiconductor chip and adapted to be
    connected to an external circuit, and a connecting lead
    portion adapted to connect the inner and outer terminal
    portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:
- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads
  being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

5

10

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

the state and an area are the same and

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the schiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

10

15

20

# [DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

### 10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of encapsulated semiconductor packages. In the mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

::. . . . . .

10

#### [SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

#### 10 [MEANS FOR SOLVING THE SUBJECT NATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a . BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

25

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end 15 surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

30

15

20

25

The Contractor

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

#### [FUNCTIONS]

5

10

15

20

25

Sections.

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

25

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the Thus, a plurality of leads each cut-off portions. including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of semiconductor devices. In accordance with the present invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

#### (EMBODIMENTS)

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 reference numeral the 100 denotes the resim encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resin encapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating-adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a resin encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

.10

15

20

25

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead The outer terminal portions 102B of the portion 102C. leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

25

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

mentioned above, the resin As encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged in two lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions, and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. The resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

10

15

20

25

the all the state of the state

In the fabrication process of the lead frame, the etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor device. In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B (Fig. 4b). Also, portions of the insulating adhesive

8-14500

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

5

10

15

20

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

### (EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

The State of the S